Ghosh A, Sinha A. Performance Analysis of FPGA Based MAC Unit using DBTNS Multiplier & TRNS Adder for Signal Processing Algorithm. EJAS [Internet]. 2018 Nov. 5 [cited 2026 May 30];6(5):31. Available from: https://scholarpublishing.org/journals/index.php/EJAS/article/view/7841